

17/05/19 (AM)

--	--	--	--	--	--	--	--	--	--

B.E /B.Tech (Full Time) END SEMESTER EXAMINATIONS, MAY 2019
ELECTRONICS AND COMMUNICATION ENGINEERING
THIRD SEMESTER
EC8301 ELECTRONIC CIRCUIT -1
REGULATION(R-2012)

Time: 3 Hours

Answer All Questions

Max. : 100marks

PART-A (10 X 5=20(Marks))

1. Draw a Fixed bias circuit of BJT and design the value of R_C and R_B , given $V_{CC}=20V, \beta=200$, $I_{CQ}=1 \mu A$ and $V_{CQ}=8 V$
2. Mention the different biasing methods for JFET.
3. Write any two important features of Darlington Amplifier
4. In a NMOS device $V_A=50V$ and $I_{DQ}=2mA$. Calculate the value of r_o of the device and the channel length modulation factor.
5. Draw the equivalent circuit of CS amplifier .
6. Compare the voltage gain of CB and CC amplifier
7. Mention the low and high frequency capacitors of a MOSFET amplifiers.
8. Define f_T of CE amplifier.
9. Draw CD NMOS amplifier with active load
10. What is meant by channel length modulation.



PART-B (16X5=80 marks)

- 11(i). Explain compensation methods for stabilizing I_C with respect to V_{BE} and I_{CO} (reverse saturation current) (8)
- (ii) Derive for the stability factor S of a Self bias circuit of BJT. (8)
- 12 .(a) Draw a CC BJT amplifier and its equivalent circuit. Derive for A_v, A_i, R_{in} and R_o
(OR)
- (b) Draw a cascode Amplifier and with equivalent circuit derive for R_{in}, R_o, A_i and A_v .
- 13.(a) Derive the voltage gain of BiMOS cascode amplifier shown in Fig 1
(OR)
- (b) Draw a discrete Common Gate JFET amplifier and derive Voltage gain A_v, A_i , Input impedance R_{in} and Output impedance R_{out} with small signal equivalent circuit.
- 14 .(a) (i) Derive f_{α} and f_{β} with equivalent circuit. (10)
- (ii) What is meant by Miller's capacitance and what is the effect of Miller's capacitance in CE amplifiers. (6)
- (OR)
- (b)(i) Define and derive expressions for f_T of MOSFET (6)
- (ii) Consider the common-gate circuit in Fig 2 with parameters $V^+ =5 V, V^- = -5 V, R_S=4K,$ (10)
 $R_D= 2 K, R_L= 4K, R_G= 50K,$ and $R_i= 0.5K$. The transistor parameters are: $K_p= 1mA/V^2, V_{tp}=-0.8 V,$
 $\lambda = 0, C_{gs}= 4 pF,$ and $C_{gd}= 1 pF$. Determine the upper 3 dB frequency and midband voltage gain.

15.(a) Draw a CMOS differential amplifier using NMOS driver and PMOS current source as active load and with its equivalent circuit derive for A_D and A_C .

(OR)

(b)(i) The circuit to be designed has the configuration shown in Fig 3. The bias voltages are $V_+ = 5\text{ V}$ and $V_- = 0$. Transistors are available with parameters $k_n = 40\ \mu\text{A}/\text{V}^2$, $V_{TN} = 1\text{ V}$, and $\lambda = 0$. Design the circuit such that $I_{REF} = 0.35\text{ mA}$, $I_O = 0.20\text{ mA}$, and $V_{DS2}(\text{sat}) = 0.85\text{ V}$. (4)

(ii) Draw a CMOS CS amplifier and derive for A_v (6)

(iii) Draw a MOS current steering circuit and explain (6)




FIG 1




FIG 2




FIG 3

